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Abstract 
The voltage events namely voltage sags and voltage swells represent the most common, frequent 
and important power quality events in today’s power system. Dynamic voltage restorer (DVR) is one of the 
key components used to mitigate the supply voltage quality disturbances in terms of voltage sags and 
swells in the distribution system. It consists of an energy storage unit, a voltage source inverter, a filter, a 
coupling transformer and the control system. This paper presents three different inverter configurations of 
dynamic voltage restorer (DVR) for mitigation of voltage events such as voltage sags and swells with 
sudden addition or removal of the nonlinear load. These three configurations are voltage source inverter 
based DVR (VSI-DVR), current source inverter based DVR (CSI-DVR) and impedance or Z-source inverter 
based DVR (ZSI-DVR). The d-q control technique is used to control the operation of the DVR. The 
response of ZSI-DVR for mitigation of voltage sags and swells are investigated and compared with VSI-
DVR and CSI-DVR using MATLAB/SIMULINK environment.  
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1. Introduction 
In recent years, many researchers have given their focus on power quality. Discussing 
the quality of power is a complicated issue and is measured in terms of such things as line 
interruptions, voltage sags, voltage swells, flickers, harmonics, and distortion. However, among 
all disturbances, the voltage sags and voltage swells represents the most common, frequent 
and important power quality disturbances in today’s power system [1,2]. Voltage sags are 
commonly known phenomenon in supply systems. A voltage dip (sag) is a disturbance where 
the RMS value of the line voltage is reduced for a period ranging from one-half cycle of the 
voltage to 500 ms [3]. A typical cause of voltage sags is the starting of large induction motors 
that normally draw 5 to 7 times their rated currents during start-up. Short circuits in the other 
branches of the supply are also a common origin of voltage sags. The sudden addition of a 
larger load and also loose or defective wiring can cause voltage sags [1,4]. Swell is opposite of 
sag. It is the short duration phenomenon of increase in RMS source voltage between 1.1 to 1.8 
pu and duration of the event ranging from 0.5 cycles to 1 minutes. A voltage swell can occur 
due to a fault, energizing a larger capacitor bank, switching off of a heavy load [5-7]. 
Traditionally the passive filters are used for the enhancement of power quality. But currently 
new kinds of network configuration type custom power devices namely series connected 
Dynamic Voltage Restorer, shunt connected Distributed Static Compensator [8, 9] and series-
shunt connected Unified Power Quality Conditioner [10, 11] have been commonly used due to 
their high performance to improve the controllability of power system. DVR is the key 
component used to compensate long duration voltage events such as voltage sags and voltage 
swells [12-15]. Generally, the DVRs consists of voltage source inverter based DVR (VSI-DVR), 
current source inverter based DVR (CSI-DVR) [16] and impedance source inverter based DVR 
(ZSI- DVR) [17-21].  The limitation of VSI-DVR is their buck (step-down) type output voltage 
characteristics thereby the maximum output voltage is limited by DC link voltage. The upper and 
lower IGBT switches of each leg of VSI cannot be fired on simultaneously, so a condition of 
shoot-through would appear and damage the IGBT switches. The shoot-through is a forbidden 
switching state for the VSI. The CSI-DVR is a boost type so the voltage at output level is greater 
than the DC voltage level. For the utilization where a large voltage is desirable, an additional 
DC-AC boost converter is required. The additional power conversion levels increase system 
cost and lower efficiency. At least one of the upper IGBT switches and one of the lower IGBT 
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switches have to be fired on and maintain on at any time. Otherwise, an open circuit of the DC 
inductor would appear and damage the CSI. ZSI is an emerging type of converter which has 
unique characteristics so that it can overcome the disadvantages of VSI and CSI. The unique 
feature of the ZSI is that the output AC voltage can be any value between zero and infinity 
regardless of the DC voltage. That is, the ZSI is a buck-boost inverter that has a wide range of 
obtainable voltage. Unlike a VSI and CSI, the shoot-through state is not harmful and actually 
has been utilized in ZSI [17-21].In this paper, three different inverter configurations based on 
DVR such as VSI-DVR, CSI-DVR, and ZSI-DVR are discussed and compared. The VSI-DVR, 
CSI-DVR and ZSI-DVR is simulated using MATLAB\SIMULINK platform for mitigation of 
commonly occur voltage events such as voltage sags and voltage swells under nonlinear load 
condition. Comparative analysis of simulation results for the alleviation of voltage sags and 
swells under nonlinear load are also presented.  
 
 
2. Research Method 
DVR can be implemented by a three-phase voltage source, current source and Z-
source inverters as depicted in Figure 1, Figure 2, and Figure 3. The structure of voltage 
sag/swell compensator contains a bank of three-single phase voltage source inverters. Each 
voltage source inverter group is associated with the network through three-phase an isolating 
transformer which provides isolation between the converters. Lf represents the inductance of 
each transformer as well as an additional interfacing inductance and is used to filter high-
frequency components of injecting voltages.  
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Figure 1. Schematic Diagram of  Traditional VSI-DVR 
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Figure 2. Schematic Diagram of Traditional CSI-DVR 
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Figure 3. Schematic Diagram of Proposed ZSI-DVR 
 
 
3. Voltage Source Inverter (VSI), Current Source Inverter (CSI) and Impedance Source    
    Inverter (ZSI) 
Figure 4 shows the 3-phase VSI. It is a DC-AC buck inverter with a capacitor on the DC 
side and works as a voltage source [22]. The usual converter switching devices are insulated 
gate bipolar transistor (IGBTs) and anti-parallel diodes to provide bidirectional current flow and 
unidirectional voltage blocking potential. A three-phase VSI basically has a six active modes 
and two zero modes. A zero state is produced when upper three or lower three devices are fired 
on as well as short-circuiting the output terminals. The two upper and lower IGBT switches of 
VSI cannot be fired on at the same period because a condition of shoot-through appears and 
damage the inverter.  
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Figure 4. Basic Configuration of Voltage Source Inverter 
 
 
VSI has the following limitations: (i) VSI is a DC-AC buck inverter. That means the 
obtained AC output voltage is lower than the DC bus voltage. For applications where a large 
range of AC output voltage is required, an additional DC-AC buck converter is used to obtain a 
desired AC output voltage. Due to additional converter stage increases a cost of the system and 
lower efficiency. (ii) shoot-through would appear and damage the devices.  
Figure 5 shows the three-phase CSI. It is a DC-AC boost inverter with an inductance in 
the DC side.CSI has the following limitations: 
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Figure 5. Basic Configuration of Current Source Inverter 
 
 
(i) The CSI is a boost or step-up inverter so its voltage at output level is greater than the 
input DC voltage level. For the utilization where large voltage range is required an additional 
DC-AC step-down (step-up) inverter is used. The additional conversion levels increase system 
cost and lowers the efficiency. (ii) At least one of the upper devices and one of the lower 
devices have to be fired on and maintained on at any time because an open circuit across 
common inductor would appear and damage the inverter.  
ZSIs are recently proposed inverter topologies that can perform both buck/boost 
function as a single unit. The VSI and CSI cannot provide such feature. The ZSI overcomes the 
above-mentioned problems of the VSI and CSI and provides a new concept of power 
conversion. The general configuration of three-phase ZSI is shown in Figure 6. The ZSI consists 
of two inductors L1 and L2 and capacitors C1 and C2 to form a unique impedance network to 
protect the IGBT switching devices when the devices are in a shoot-through state. Which is one 
of the important and significant feature of the ZSI. 
 
IJEEI ISSN: 2089-3272  
 
Performance Evaluation of Three Different Inverter Configurations of DVR … (Miska Prasad) 
229 
Diode
Z- Source Impedance
S1 S3 S5
S2 S4
Load
S6
Vdc
DC Source
L2
C1 C2
Converter
Vo
L1
 
 
Figure 6. Basic Configuration of Z-Source Inverter 
 
 
4. Operating Modes Of Z-Source Inverter 
The ZSI has three operating modes: (i) normal mode (ii) zero-state mode (iii) shoot-
through mode. Figure 7 shows active and zero states of ZSI.  
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Figure 7. Active and Zero State of Z-Source Inverter 
 
 
In these states diode is conducting at the DC-link side. The voltage across the inductors 
is  
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And Vi =VDC. The input voltage of the converter during active and zero states during 
interval t1 is 
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The mean voltage of the inductor over one switching interval t should be zero in steady 
state. 
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Figure 8 shows the shoot-through mode of the ZSI where two switches of three legs 
turned on simultaneously. In a shoot-through mode, the diode at source side is off due to 
reverse bias and capacitors C1 and C2 charge the inductors L1 and L2.  
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Figure 8. Shoot-Through Wtate of Z-Source Inverter 
 
 
The DC-link voltage of the inverter is zero in shoot-through interval t0. The mean DC-
link voltage across converter bridge during one switching cycle. 
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The peak DC-link Voltage across the inverter bridge is  
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  is the boost factor resulting from the shoot-through state. The 
output peak phase voltage from the inverter can be expressed as  
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Where Mi is the modulation index. The voltage across the capacitors can be expressed 
as 
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5. D-Q Control Technique 
The control strategy plays a most important role in any distributed flexible AC 
transmission (D-FACTS) devices. The performance of DVR system solely depends on its 
control technique for generation of reference signals. In this paper d-q control technique is used 
                    ISSN: 2089-3272 
 IJEEI  Vol. 4, No. 4,  December 2016 :  225 – 239 
232 
to produce the reference signals. Figure 9 shows the d-q control strategy used to generate the 
reference signals of three inverter configurations of DVR.  
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Figure 9. Block Diagram of D-Q Control Technique 
 
 
The measured source voltages (Vs) are converted to rotating reference frame using the 
Parks transformation. 
 
     
   
cos                     -sin                    0.5
0 0
2 / 3 cos 120      -sin 120     0.5  
0 0
cos 120      -sin 120     0.5
Sd
sq
so
V
V
V
sa
sb
sc
V
V
V
 
 
 
  
 
 
    
    
    
       
          (8) 
 
Low pass filters (LPFs) are used to mitigate the harmonics components of voltages. The 
components of voltages of direct and quadrature axes are 
 
sd dDC dACV V V          (9) 
 
sq qDC qACV V V           (10) 
 
In order to maintain the DC bus voltage of the capacitor or inductor, a PI controller is 
used at the DC bus voltage of the DVR and output is considered as the voltage loss (VLoss). 
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where    
*
DCde n DC n
V V V 
 is the error between the reference DC voltage (
*
DCV ) and measured 
DC voltage ( DC
V
) at the nth sampling instant. KPI and Ki1 are the proportional and the integral 
gains of the PI controller. Therefore, reference direct axes (d-axes) load voltage is 
 
*
d dDC LossV V V           (12) 
 
 The amplitude of the load terminal voltage ( L
V
) is controlled by its reference voltage  
(
*
LV ) using another PI controller. The output of PI controller is considered as the reactive 
component of voltage ( qr
V
) for voltage regulation of load terminal voltage. 
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where    
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 denotes the error between the reference load terminal voltage (
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LV ) 
and actual load terminal voltage (  L n
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) amplitudes at the nth sampling instant. Kp2 and Ki2 are 
the proportional and the integral gains of the PI controller. The reference quadrature axes (q-
axes) voltage is 
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The reference load voltages (
* * *, ,La Lb LcV V V ) in abc frame are obtained from the reverse 
Parks transformation as in equation (15) 
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The errors between the sensed load voltages (
, ,La Lb LcV V V ) and reference load 
voltages are used in the PWM controller to generate gate pulses for the VSC of the DVR. 
 
 
6. Simulation of DVR 
Figures 1-3 shows the three different inverter configurations of the test system used to 
carry out the simulation with the associated control technique. These DVR models are simulated 
under nonlinear load condition with simulation period 0.25 s. 
 
 
7. Simulation Results and Discussion 
In this section, simulation results of three different inverter topologies based on DVR for 
mitigation of voltage sag and swell under nonlinear load condition is presented. Load1 is 
considered as fixed resistive load (R-load) and load2 is considered as a nonlinear load. The 
nonlinear load is realized by three-phase diode-rectifier with R-C load. A three-phase breaker is 
used to control the connection of a nonlinear load to the distribution network. Initially, both the 
loads are connected to the network, but after a certain period of time load2 are switched on and 
off by opening the breaker. Due to the sudden change of the heavy load, voltage sag and swell 
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occurs in the source voltage. The objective of the simulation is to study three different 
performance aspects: (i) Voltage sag and swell mitigation, by VSI-DVR under nonlinear load (ii) 
Voltage sag and swell mitigation by CSI-DVR under nonlinear load and (iii) Voltage sag and 
swell mitigation by ZSI-DVR under nonlinear load  
 
7.1. Voltage Sag and Swell Mitigation by VSI-DVR under Nonlinear Load 
Because of sudden addition or removal of the heavy nonlinear load, system encounters 
three-phase balanced voltage sag of magnitude 26% of the normal voltage which starts at 
t=0.01s and ends at t=0.05s and three-phase voltage swell of magnitude 18% of the normal 
voltage which starts at t=0.15s and ends at t=0.2s.  For balanced voltage sag/swell, the supply 
voltage signal before compensation, the rms supply voltage, the compensation voltage, the load 
voltage after voltage sag/swell compensation and variation of DC link voltage are depicted in 
Figures 10(a)-(e). DVR does not produce any voltage during normal condition, but during 
voltage sag and swell condition, it generates voltage with required magnitude and polarity and 
injects to the system as depicted in Figure 10b. So that load voltage becomes sinusoidal as 
depicted in Figure 10c.  
 
 
 
 
Figure 10. Simulation Results of VSI-DVR (a) Supply Voltage (b) RMS Supply Voltage  
(c) Injected Voltage of VSI-DVR (d) Load Voltage and (e) DC-link Voltage 
 
 
Figure 11 depicts the load voltages under nonlinear load condition with VSI-DVR and 
without VSI-DVR. It can be observed from the waveform that, the system may experience 
sag/swell when VSI-DVR not connected to the system. During voltage sag and swell event, VSI-
DVR is connected to the system and mitigates the effect of voltage sag and swell. 
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Figure 11. Load Voltage with and without VSI-DVR 
 
 
7.2. Voltage Sag and Swell Mitigation by CSI-DVR under Nonlinear Load 
In the period of a 0.05-0.10s heavy non-linear load is connected to the system by 
closing the breaker2. Due of sudden addition of non-linear load, the system may encounters 
voltage sag of magnitude 25% of the normal level and then the source voltage signal recovers 
to its normal levels. The system may also encounter a voltage swell of magnitude 14% of the 
normal voltage due to the sudden removal of a heavy non-linear load at 0.15-0.20s. For 
balanced voltage sag/swell, the supply voltage before compensation, the rms supply voltage, 
the DVR injecting missing voltage, the load voltage after voltage sag/swell compensation and 
variation of DC link voltage are depicted in Figures 12(a)-(e). CSI-DVR is activated only during 
sag or swell events and produces compensating voltage with required magnitude, frequency 
and polarity and injects to the three-phase distribution network as depicted in Figure 12b. It is 
clearly observed that VSI-DVR and CSI-DVR are injected the same amount of compensating 
voltage during sag and swell.  
 
 
 
 
Figure 12. Simulation Results of CSI-DVR (a) Supply Voltage (b) RMS Supply Voltage (c) 
Injected Voltage of CSI-DVR (d) Load Voltage and (e) DC-link Voltage 
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Figure 13 depicts the load voltage under nonlinear load condition with CSI-DVR and 
without CSI-DVR. It can be observed from the waveform that, the system may experience 
voltage sag and swell when CSI-DVR not connected to the system. During voltage sag and 
swell event CSI-DVR is connected to the system and mitigates the effect of voltage sag and 
swell. 
 
 
 
Figure 13. Load Voltage with and without CSI-DVR 
 
 
7.2. Voltage Sag and Swell Mitigation by ZSI-DVR under Nonlinear Load 
Figures 14(a)-(e) depicts the simulation results of ZSI-DVR with a nonlinear load. Due 
to load variation voltage sag of magnitude 24% of the normal voltage which starts at t=0.01s 
and ends at t=0.05s and three-phase voltage swell of magnitude 14% of the normal voltage 
from 0.15-0.2s occurs in the distribution system. For balanced voltage sag/swell, the supply 
voltage signal, the RMS supply voltage, the compensation voltage, the load voltage and 
variation of DC link voltage are depicted in Figures 14(a)- (e). DVR does not produce any 
voltage during normal condition, but during voltage sag and swell condition, it generates voltage 
with required magnitude and polarity and injects to the network and keeps the load voltage at 
the desired level as in the normal operating condition.  
 
 
 
 
Figure 14. Simulation Results of ZSI-DVR (a) Supply Voltage (b) RMS Supply Voltage  
(c) Injected Voltage of ZSI-DVR (d) Load Voltage and (e) DC-link Voltage 
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The first simulation contains without ZSI-DVR and it is observed that, the system 
experience voltage sag and swell. The second simulation is carried with ZSI-DVR. When ZSI-
DVR is connected to the system, it produces the proper amount of compensating voltage so that 
voltage sag and swell is completely eliminated as shown in Figure 15. 
 
 
 
 
Figure 15. Load Voltage with and without ZSI-DVR 
 
 
The ZSI based DVR mitigates serious and deepest voltage sags compared to VSI and 
CSI based DVR as shown in Table 1. Table 2 shows the comparative analysis of three 
configurations of DVR. 
 
 
Table 1. Measured Voltage Sag/Swell By  VSI-DVR, CSI-DVR AND ZSI-DVR 
Inverter Configuration Supply Voltage Events 
Voltage Sag Voltage swell 
VSI-DVR 26% 18% 
CSI-DVR 25% 14% 
ZSI-DVR 24.8% 14% 
 
 
Figure 17 depicts a chartable representation of measured voltage sag and swell 
mitigation under VSI-DVR, CSI-DVR, and ZSI-DVR. ZSI-DVR mitigates the deepest voltage sag 
(24.8%) compared to VSI-DVR (26%) and CSI-DVR (25%). 
 
 
 
 
Figure 17. Measured Chat for Voltage Sag/Swell by VSI-DVR, CSI-DVR and ZSI-DVR 
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Table 2. Comparative Analysis of VSI, CSI AND ZSI 
Voltage Source Inverter (VSI) Current Source Inverter (CSI) Impedance Source Inverter (ZSI) 
1.  It acts as a low impedance 
voltage source because 
capacitor used in the DC-link 
1. It acts as a high impedance 
constant current source because 
inductor used in the DC-link 
1. It acts as a constant high 
impedance voltage source  
because capacitor and inductor 
used in the DC-link 
2. Used in only buck operation of 
inverter. 
2. Used in only boost operation of 
inverter. 
2. Used both buck and boost 
operation of inverter. 
3. Main circuit cannot be 
interchangeable. 
3. Main circuit cannot be 
interchangeable. 
3. Main circuits are 
interchangeable. 
4. Power loss is high so low 
efficiency. 
4. Power loss is high so low 
efficiency. 
4. Power loss should be low so 
higher efficiency. 
5. It has a considerable amount of 
harmonic distortion 
5. It has a considerable amount of 
harmonic distortion 
5. Harmonic distortion is low 
6. Good voltage sag and swell 
mitigation capability. 
6. Good voltage sag and swell 
mitigation capability. 
6. Excellent voltage sag and swell 
mitigation capability. 
7. Injected voltage is low compare 
to ZSI during voltage sag and 
swell 
7. Injected voltage is also low 
compare to ZSI during voltage 
sag and swell 
7. Injected voltage is high compare 
to VSI and CSI during voltage 
sag and swell 
 
 
4. Conclusion 
In this work three different inverter topologies such as VSI-DVR, CSI-DVR and ZSI-DVR 
are tested using MATLAB/SIMULINK platform under nonlinear load condition for mitigation of 
supply voltage disturbances like voltage sags and swells in a distribution system. It is found that 
ZSI-DVR shows a superior performance to mitigate the most significant power quality events 
such as voltage sags and swells in the supply voltage compared to VSI-DVR and CSI-DVR. 
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